An investigation is described into the optimization of multi-phase, high power, bi-directional DC-DC interleaved converters suitable for Electric Vehicle (EV) applications. Two dualinterleaved topologies were considered initially for the optimization, the main difference being the magnetic devices: either discrete inductors (DI) or an Interphase Transformer (IPT). The comparison used a comprehensive multi-objective design optimization procedure for an 80 kW case study. High performance inductors comprising a split-core structure and dual-foil windings to reduce losses, and a 180°C core, enabled the DI to be competitive with IPT in terms of power density and efficiency. The optimized designs are validated experimentally with an 80 kW bi-directional SiC DC-DC converter, achieving a power density of 31.4 kW/L and specific power of 15.7 kW/kg. The study is then extended to 100-kW three and four-phase interleaved topologies.
I. INTRODUCTION
T HE US DoE has set challenging targets for on-board power electronic systems in EVs: a power density of 13.4 kW/L, efficiency >94%, and specific power of 14.1 kW/kg by 2020, increasing to 100 kW/L by 2025 [1] . This motivates research into high power density bi-directional DC-DC converters for power trains and charging systems. Interleaved topologies at up to 100 kW are strong candidates as they reduce the current rating of the semiconductors and the size of the magnetic components, despite their higher component count and additional control circuitry [2] . This paper investigates the optimization of two dualinterleaved topologies using an 80-kW case study: one with Manuscript discrete inductors (DI), and the other with an Interphase Transformer (IPT) and additional filter inductor. The DI topology has been studied extensively, including for automotive applications [3] - [5] , and multi-stage IPT versions have also been reported [6] , [7] . The previous work is extended in this study by comparing the magnetic device approaches through a multi-objective design optimization procedure. Design optimization is now important in power electronics [8] , [9] , as it offers a systematic framework for determining the optimal design of a converter for given requirements, enabling the comparison of different topologies in terms of key performance metrics such as volume and efficiency, providing also a consistent platform through which the inter-relationships between different design variables, such as switching frequency and magnetics design, can be fully-understood.
The two major contributions of this paper are to provide a basis for the selection of multi-phase interleaved converter topologies for high-power, on-board DC-DC converters, and the demonstration that high temperature, high performance gapped inductors offer a route to higher power densities.
The topologies and their respective magnetic components are discussed in Section II, whilst the optimization is outlined in Section III. Section IV presents the design optimization results for dual-interleaved converters in terms of power density, efficiency, and weight. The experimental validation is provided in Section V. Finally, a 100-kW case study for three multi-phase converters is presented in Section VI. Fig. 1 shows the bi-directional dual-interleaved converters. The phases are linked to the low-voltage port V LV by either discrete inductors, Fig. 1(a) , or an IPT with an additional filter inductor, Fig. 1(b) . Key voltage and current waveforms demonstrate the main differences in operation. There is a 180°phase shift between the switching legs. The switching period is T. Continuous conduction mode is assumed.
II. OVERVIEW OF CONVERTER TOPOLOGIES AND OPERATION
SiC MOSFET power modules are used due to their superior switching frequency capability compared to silicon [10] , [11] . The inductors comprise tape-wound nanocrystalline cores with Kapton-insulated foil windings, potted with epoxy resin into an aluminum can. The modules and magnetic components are mounted to a liquid-cooled cold plate and ceramic & film capacitors are used for filtering at both voltage ports. 0018-9545 © 2019 IEEE. Personal use is permitted, but republication/redistribution requires IEEE permission.
See http://www.ieee.org/publications_standards/publications/rights/index.html for more information. In spite of the higher cost, limited range of shapes and fragile ribbons, nanocrystalline cores offer several advantages for high power automotive applications such as relatively low core and a high saturation flux density above 1 T, enabling efficient, compact and light devices with good thermal and mechanical properties. The thermal conductivity of nanocrystalline cores along its laminations is at least twice that of ferrites, 8-10 W/mK [12] , [13] , and the finished cores are not as brittle as ferrites. Furthermore, cores with maximum operating temperatures of 180°C are available.
Their increased cost can be recovered indirectly through savings in other components: windings which require fewer turns & smaller copper area, compact cooling hardware and enclosures due to reduced losses and smaller dimensions. Compared to amorphous metal and powder cores, their losses are lower, and unlike powder cores, they do not exhibit a variable inductance depending on the DC current.
To reduce the overall inductor losses, two techniques are implemented: split-cores to lower the gap losses [14] , and dual-foil windings to tackle the high-frequency losses in the conductors [15] .
A. Topology With Discrete Inductors
In the DI topology, Fig. 1(a) , each phase operates independently, with the current ripple in each inductor L 1 and L 2 as in a standard buck or boost converter. The interleaving cancels the total ripple current on the low-voltage source when the duty cycle D = 0.5. Each inductor has an average DC current of half the total, and the ripple is at the switching frequency, f s .
B. Topology With IPT and Filter Inductor
The IPT requires an additional filter inductor, Fig. 1(b) , to reduce the ripple current on the low voltage port. Otherwise, a large ripple current and potentially discontinuous current operation would result due to the small leakage inductance of the IPT The IPT coupling factor is typically >0.98 to ensure a minimum core volume [16] .
The voltages in the IPT nodes, V 1 and V 2, alternate at the switching frequency with a peak of V HV . The IPT operates as an inductive divider for the differential voltage V 12 = V 1 -V 2 , resulting in a midpoint voltage, V M 1 , having a peak of V HV /2 at twice the switching frequency. Since the filter inductor faces lower volts-seconds at 2f s , its size can often be reduced significantly, and the topology can achieve higher power densities. Ideally, perfect ripple cancellation occurs at D = 0.5.
C. Magnetics Design
The inverse coupling of the IPT results in DC flux cancellation. However, the high differential voltage across the IPT tends to produce a high AC flux and sufficient turns are required to limit the core losses and prevent saturation. As a result, the IPT self-inductances, L a & L b , are high whilst their AC ripple current is low. Conversely, the DC flux density in the cores of the discrete and filter inductors is relatively high, so their AC flux density is relatively low. The lower AC voltage across the inductors means they require fewer turns, yielding lower inductance and higher AC current ripple.
The losses are due to: the windings, P w , core, P h , -which comprise the hysteresis, eddy current and anomalous lossesand gap, P g , which are induced in the core laminations near the gap by the fringing flux. Core losses in the discrete and filter inductors are usually low, owing to their low AC flux density, whilst the gap loss is high as a result of the large gap required to prevent saturation. In the IPT, the gap loss is low since virtually no air gap is required.
In the context of this work, standard inductor designs comprise a single 155-°C core with single foil windings. Fig. 2 sketches the assembly and winding details of the highperformance inductors. The split-core method [14] uses a number of nanocrystalline cores placed side-by-side with an insulation layer in between, Fig. 2(a) . As a result, the high frequency eddy current loops induced by the fringing flux at the gaps are disrupted, reducing the gap losses by up to 60% with four sub-cores at 100 kHz [14] . Also a higher temperature rise is allowed by using 180°C core material. To reduce the AC copper losses, the windings have two parallel-connected foils [15] , Fig. 2(b) , reducing the AC resistance and enabling higher current densities.
III. DESIGN OPTIMIZATION STRATEGY
The strategy is based on the algorithm proposed in [17] for integer optimization problems, extending the procedure in [18] for the optimization of single and two-phase boost converters. The equations which were modified for this study are included in this section. The design metrics are power density and efficiency, and the nominal specifications are summarized in Table I . The low-voltage port range reflects typical voltages of EV batteries, whilst the high-voltage port is a typical DC-link voltage for fast chargers and on-board EV inverters [10] . Optimization is performed at full load considering the full low-side voltage range. Table II summarizes the full set of design variables for both topologies, which are restricted to finite sets related to the magnetic design, capacitor selection, and switching frequency. The gap for the IPT is fixed at 0.1 mm, whilst for the inductors up to 6 mm is considered. For both topologies, the 1200 V/ 300 A Wolfspeed CAS300M12BM2 is used.
The nanocrystalline cores are taken from the Finemet F3CC series [19] , Hitachi Metals, which offers 12 different sizes. Only inductor designs with a single core or four sub-cores are considered because the latter offers significant gap loss reduction, and the number of sub-cores is still convenient for manual assembly. A coupling factor of k = 0.98 for the IPT and a maximum cold plate surface temperature of 60°C were assumed. The general converter layout and dimensions used to estimate the cold-plate area and the converter volume are shown Fig. 3 , allowing connections with minimal stray inductance and a robust mechanical structure.
The constraints are summarized in Table III , and the maximum fill factor, current density, peak flux density, and core temperature apply equally to the inductors and IPT. Fig. 4 provides a flowchart of the optimization procedure. Each of the N possible designs, denoted s n , n ࢠ {1, 2, …, N}, is enumerated in succession, and a set of detailed models is used to determine the component values and operating quantities of the converter, described as follows: r Geometric: These determine for each magnetic component: the fill factor, dimensions, and required cold plate surface area, along with the overall boxed volume of the converter, Vol, which is approximated by,
w CP and l CP , the width and length of the cold plate, Fig. 3 r Waveforms: Converter waveform models determine the DC and ripple voltages, currents, and flux densities at any operating condition.
r Losses: Magnetic and semiconductor losses are included.
The winding losses, P w , are calculated using Dowell's method and the harmonic content of the current ripple under perfect DC and AC current sharing between copper foils,
where R DC is the DC resistance per foil, I DC is the total DC current through the inductor, h is the harmonic number, R AC,h is the AC resistance at the h-th harmonic, and I h is the h-th harmonic amplitude [20] . The first ten harmonics of significance were considered. The gap losses are estimated by the model proposed in [21] with a reduction factor due the split-core approach [14] ,
l g is the gap length, h c is the total width of the stacked cores, f is the ripple frequency, ΔB p is the peak flux density, and n c is the number of sub-cores. The core losses are calculated using manufacturer data and the Flux-Waveform Coefficient method (WcSE) [22] .
Semiconductor losses are calculated by interpolation from datasheet plots of the CAS300M12BM2. The MOSFET onresistance and the diode forward voltage were estimated for T j = 150 • C and the switching losses for a 2.5-Ω external gate resistance with a gate voltage of +20/-5 V.
r Thermal: A detailed lumped-parameter thermal model estimates the hot-spot temperatures of the magnetic devices, whereas the junction temperatures of the semiconductors are calculated from the datasheet's thermal resistances and the thermal interface material. Each design that satisfies all of the constraints is added to the set of feasible designs, S f . Neither the inductance nor the maximum current in the inductors is limited. Instead, the inductance and its ripple current, ΔI L , are computed and compared against the constraint B max:
μ 0 = 4π × 10 -7 H/m, N T is the number of turns, F is the fringing flux factor, l m is the mean magnetic path length, and μ c is the incremental permeability. The converter efficiency, η, is estimated from the semiconductor and magnetic losses, P M , and P mag . For the DI case, P mag is the sum of the loss in the inductors, and for the IPT case, that of the filter inductor and IPT.
The subset of Pareto-optimal (non-dominated) designs, S p ⊂ S f , is found once all feasible designs have been determined.
IV. OPTIMIZATION RESULTS FOR DUAL PHASE CONVERTERS
For the design space in Table II the DI and IPT topologies produced 1.94 million and 124.2 million designs respectively. The large difference is due to the greater number of design variables for the IPT topology.
The Pareto-optimal designs in terms of efficiency and power density are compared in Fig. 5 for both topologies, considering standard inductors with 155°C cores and the 180°C high performance inductors. The efficiency is weighted across the operating conditions, and validated experimentally in Section V. The target design selected for prototyping is indicated in Fig. 5 . The feasible designs are different for each topology because the higher core temperature allows a smaller core size and/or higher switching frequency, meaning the number of turns, gap length, and winding dimensions will differ accordingly. Fig. 5 shows that the 180°C inductors significantly increase the efficiency and the power density of the DI topology, with a maximum power density of 44 kW/L, whilst the impact of the 180°C inductor on the IPT converter is lower and the achievable power densities are similar.
The impact of the switching frequency on the converter volume, efficiency and weight with 155°C standard inductors is shown in Fig. 6 and with 180°C high performance inductors in Fig. 7 . The continuous lines correspond to the DI topology and the broken lines to the IPT. The major effect of switching frequency in the volume and weight of the DI topology is due to the reduced inductor size that is enabled by the lower losses of the split core and dual foil windings. In contrast these features have much less impact on the IPT since it has a very small gap and little current ripple. The improvements in the IPT topology observed in Fig. 5 and Fig. 7 are mainly due to the 180°C inductor. Fig. 6 shows the superiority of the IPT topology in volume, efficiency and weight with standard inductors, T core ≤ 155°C.
Above 40 kHz, the volume of the IPT topology does not vary significantly, whereas the impact of frequency on the volume of the DI is more noticeable, Fig. 6(a) . The efficiency with the IPT is superior especially below 90 kHz, Fig. 6(b) , and the IPT converter is lighter over the entire frequency range, Fig. 6(c) .
Conversely with the 180°C high performance inductors, the overall converter volume becomes comparable for both topologies at 110 kHz, and slightly lower for the DI in the range of 115-130 kHz, Fig. 7(a) , and similar power densities are possible. Fig. 7(b) and Fig. 7(c) show that in terms of efficiency and weight, the IPT topology is still superior; however; the difference in efficiency with the DI reduces, especially in the range of 45-90 kHz, Fig. 7(b) . The IPT converter is lighter, but the difference reduces significantly as the frequency increases, resulting in comparable weight in the range 115-130 kHz, Fig. 7(c) .
The improvements in volume and weight with a high core temperature in the IPT are slight, because the increase in core and winding loss with a smaller core outweighs the increased temperature capability. The efficiency improvements in the IPT topology with a high performance inductor result from a lower switching frequency as a higher current ripple can be handled, reducing the switch losses.
V. EXPERIMENTAL VALIDATION

A. Derivation of Practical Design From Optimization Results
The design of advanced inductors and optimization strategy were validated with a dual-interleaved DI prototype to the specifications of Table I . To provide a sensible trade-off between power density and efficiency, the target design is roughly halfway along the 180-°C Pareto curve, as indicated in Fig. 5 . The chosen inductor design and switching frequency, 115 kHz, were decided after detailed finite element (FE) simulations to confirm the operating core temperature.
A multi-physics approach with coupled three-dimension (3D) electromagnetic (EM) and thermal FE simulations [23] in Opera-3D was used. First, the gap loss is obtained with the harmonic EM FE solver, then the overall core losses are transferred to the static thermal solver, which contains the models of the windings, potting and aluminum can. The EM simulations considered the four sub-cores, and the thermal simulations assumed a constant temperature boundary condition at the base of the aluminum can. Full details of the FE method, along with the thermal conductivities of the materials are provided in [23] .
B. Construction Details
The components were arranged as in Fig. 3 . The high-voltage side capacitors were chosen based on component availability, and are slightly different to those specified by the optimization. However; the differences in capacitance, DC voltage, weight and volume of the selected capacitors are minimal. A 20 μF/500 V capacitor was used in the low-voltage port, and five 6.8 μF/900 V capacitors were set in the high-voltage side. Off-the-shelf gate drivers were used, and a digital controller ensured current sharing between the phases by using a high speed, single sample, average current control algorithm [24] .
A liquid-cooled cold plate was semi-customized to ensure high power density and good thermal performance. However, the minimum thickness is restricted and an additional non-drillable length of ∼26 mm is required for the inner coolant channels. The cold plate dimensions are 142 mm × 257 mm × 18.1 mm, yielding a thermal resistance of ∼5.5°C/kW at 9.4 LPM. The components were mounted to the cold plate using thermal interface material with conductivity of 3 W/mK. Each inductor comprised four nanocrystalline sub-cores rated to 180°C [25] , with overall dimensions equivalent to a Finemet F3CC0025 core [19] . Ceramic tiles were used as the gap spacers [23] , and the coils have two 125-μm copper foils. The potting compound is rated at 3.2 W/mK [26] . The average measured inductance is 26.3 μH at 115 kHz. Fig. 8 shows a breakdown of measured component weights. The total is 5.1 kg, which is 1.2 kg above that estimated at 115 kHz in Fig. 7(c) , because some components were not considered in the optimization, adding 0.6 kg. The remaining difference is due to the larger semi-customized cold plate. Since the magnetic components account for ∼50% of a converter's mass [27] , this study shows that the design optimization with high performance inductors can have a significant impact overall, enabling similar performance in the DI and IPT systems. The prototype is shown in Fig. 9 . The envelope outlined by the cold plate edges and the top-most height measures 142 mm × 257 mm × 70 mm, yielding a volume of 2.55 L. At full output power, the power density is 31.4 kW/L and the specific power is 15.7 kW/kg. These figures exceed the 2020 targets set by the US DoE by 1.34 times in power density and 11% in specific power. However, the additional length of the semi-customized cold plate adds ∼0.26 L, which if removed, could increase the power density to 34.9 kW/L. 
C. Power Density and Specific Power
D. Performance Evaluation
Table IV summarizes the performance evaluated at different conditions over the full voltage range on the low-voltage port and up to 752 V on the high-voltage side. The measured coldplate temperature in steady-state was 40°C. In boost mode, an efficiency of 97.2% was measured at 60.8 kW and 97.4% in buck mode at 38.4 kW, with a maximum error of 0.3% with respect to the estimated values. Fig. 10 (a) presents measured waveforms in buck mode, whilst Fig. 10(b) shows the boost mode. These experiments were limited to 500 V & 160 A due to power supply limitations. The waveforms correspond to the inductor current in one phase, i 1 , the diode voltage and lower switch current, V D1 Maximum voltage overshoots of 9.6% and 16.9% were measured at the switching transients. The diode and switch currents show the extremely fast switching occurring at the turn-on instants, with a measured peak reverse diode current ∼95 A, Fig. 10(a) . The snappy behavior observed in the switch currents after turn-off is due to the Rogowski coil. Fig. 11 compares the achieved power density against the theoretical Pareto curve, where the efficiency is weighted across the three boost-mode operating points summarized in Table IV . It can be seen that, when the practical limitations regarding the cold plate are accounted for, the prototype provides a very good approximation of a theoretical Pareto-optimal design, validating the efficacy of the optimization approach.
The average measured temperature rise above the cold plate in the inductors near the gap was 135.3°C, whilst the thermal model of the optimization algorithm estimated 127.1°C, and the FE 127.4°C. The errors are within 8.5°C because both models assume ideal components with uniform thermal properties.
VI. EXTENSION TO THREE AND FOUR-PHASE CONVERTERS
The optimization study was extended to three multi-phase converters: three and four-phase DI (3P-DI & 4P-DI), and a four-phase with three IPTs (4P-IPT), Fig. 12 . The case study considered the same voltage specifications and design variables, but a 100-kW rated power. For both DI topologies, the number of possible designs is 1.94 million, whilst for the four-phase IPT topology it is 21.1 million. Fig. 13 shows the feasible Pareto-optimal designs for the three topologies in terms average full-load efficiency vs. power density with standard 155°C inductors. The most obvious finding is that the three topologies achieve similar maximum power densities: 28.2 kW/L for the 3P-DI, 27.2 kW/L for the 4P-DI, and 27.8 kW/L for the 4P-IPT.
The plots in Fig. 14 compare the volume, efficiency and weight against the increase in switching frequency. The 4P- IPT shows a reducing size of the magnetic components before reaching its most power-dense design at 100 kHz, Fig. 14(a) , beyond which the size of the IPTs cannot be further reduced. In contrast, the power-density of both DI topologies increases with frequency up to 140 kHz. Apparently, the 4P-IPT offers a lower volume than both DI topologies at almost any frequency, whilst the 4P-DI yields the highest volume. Fig. 14(b) shows that the efficiency of the 4P-IPT is also superior. The semiconductor losses in the 4P-DI and 4P-IPT are very similar at each frequency; the difference in efficiency is driven by the magnetic losses. The major drop in efficiency of the 3P-DI is due to higher semiconductor losses. Fig. 14(c) shows that the 4P-IPT topology also offers significant weight reduction over all frequencies compared to both DI topologies, which present similar weights. Although the converter volume is dominated by the modules and the cold plate, the higher density of the magnetic devices makes the overall converter weight sensitive to the magnetic weight. This is clearly shown in the volume and weight of the magnetic components, Fig. 15 . At, for example, 100 kHz, the volume and weight of the magnetic components in the 4P-IPT are less than half those of the 4P-DI. The total converter volume of the 4P-IPT is only 16% lower, in contrast to the total weight, which is 37% lower. Fig. 16 shows the volume, efficiency and weight against the switching frequency with 180°C inductors. Clearly, both DI topologies are more competitive with the 4P-IPT topology. Fig. 16(a) shows that the 3P-DI could offer significantly smaller volumes than the 4P-IPT above 50 kHz, and over most frequencies compared to the 4P-DI.
Using the layout in Fig. 3 , the 3P-DI converter can reach higher power densities due to fewer components and a smaller cold plate. The four power modules required in the 4P-IPT increase the dimensions of the cold plate, yielding a relatively high volume, despite compact and light magnetics. Fig. 16(b) and Fig. 16 (c) reveal that the 4P-IPT remains superior in efficiency and weight at all frequencies, despite the volume reduction of both DI topologies. Nonetheless, the advanced inductors clearly show the potential to bring the DI topologies to the overall performance level of the 4P-IPT. For instance at 60 kHz, the 3P-DI offers a power density of 30.8 kW/L and 97.9% efficiency, superior to the 4P-IPT at 110 kHz, which has 27.9 kW/L and 98.0% efficiency.
VII. CONCLUSION
This work presents the multi-objective design optimization and comparison of multi-phase interleaved DC-DC converters for automotive and energy storage applications. The impact of the magnetic components is evaluated on the power density, volume, efficiency and weight of topologies with DI and IPTs. Unlike previous works, the impact of high performance 180°C inductors is evaluated in a representative case study for dual-interleaved topologies. The results indicated that the DI converter would offer comparable power densities to the IPT topology, and the experimental validation with an 80 kW SiC prototype verified the results, achieving 31.4 kW/L and 15.7 kW/kg. An averaged efficiency of 97% was measured, validating the design models for semiconductors and DI. The predicted efficiency for the achievable power density with a customized cold plate is ∼0.5% from the Pareto-optimal front.
Since the experimental results of the DI prototype showed a good correlation to the efficiency, dimensions, power density and operating values predicted by the optimization, the study was extended to 100-kW three and four-phase interleaved topologies with DI and IPTs, confirming that the DI converters with high performance inductors can reach comparable power densities to the IPT topologies.
This work demonstrates that high-temperature magnetic cores and low-loss inductors are necessary to achieve higher power densities and a better exploitation of the new wide bandgap semiconductor devices. Also, a design method and useful guidelines to select multi-kilowatt bi-directional DC-DC converters are provided.
